

SPICE Device Model Si7464DP Vishay Siliconix

N-Channel 6-V (D-S) Fast Switching MOSFET

CHARACTERISTICS

- N-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS


- Apply for both Linear and Switching Application
- Accurate over the –55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

DESCRIPTION

The attached spice model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to 125° C temperature ranges under the pulsed 0 to 10V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

SUBCIRCUIT MODEL SCHEMATIC

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched C_{gd} model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

SPICE Device Model Si7464DP Vishay Siliconix

SPECIFICATIONS (T _J = 25° C UNLESS OTHERWISE NOTED)					
Parameter	Symbol	Test Condition	Simulated Data	Measured Data	Unit
Static					
Gate Threshold Voltage	V _{GS(th)}	V_{DS} = V_{GS} , I_D = 250 μ A	2.9		V
On-State Drain Current ^a	I _{D(on)}	$V_{\text{DS}} \geq 5 \text{ V}, V_{\text{GS}} \text{ = } 10 \text{ V}$	26		А
Drain-Source On-State Resistance ^a	r _{DS(on)}	V_{GS} = 10 V, I _D = 2.8 A	0.192	0.195	Ω
		V_{GS} = 6 V, I_{D} = 2.7 A	0.199	0.210	
Forward Transconductance ^a	g _{fs}	V_{DS} = 15 V, I _D = 2.8 A	6.1	8	S
Diode Forward Voltage ^a	V _{SD}	$I_{\rm S}$ = 3.5 A, $V_{\rm GS}$ = 0 V	0.74	0.8	V
Dynamic ^b	· · ·				
Total Gate Charge	Qg	V_{DS} = 100 V, V_{GS} = 10 V, I_{D} = 2.8 A	13	12	nC
Gate-Source Charge	Q _{gs}		2.5	2.5	
Gate-Drain Charge	Q _{gd}		3.8	3.8	
Turn-On Delay Time	t _{d(on)}	V_{DD} = 100 V, R _L = 100 Ω I _D \cong 1 A, V _{GEN} = 10 V, R _G = 6 Ω I _F = 3.5 A, di/dt = 100 A/µs	14	10	Ns
Rise Time	tr		12	12	
Turn-Off Delay Time	$t_{d(off)} \\$		8	15	
Fall Time	t _f		10	15	
Source-Drain Reverse Recovery Time	t _{rr}		53	60	

Notes


a. Pulse test; pulse width \leq 300 µs, duty cycle \leq 2%. b. Guaranteed by design, not subject to production testing.

VISHAY



SPICE Device Model Si7464DP Vishay Siliconix

COMPARISON OF MODEL WITH MEASURED DATA (TJ=25°C UNLESS OTHERWISE NOTED)



Note: Dots and squares represent measured data.